RTL / SIMULATION / FPGA IMPLEMENTATION
Digital logic & FPGA
Built logic, adders, and ROM-based comparators; wrote a testbench covering all 16 input combinations of a 2-bit comparator. Took a 2-to-1 MUX through XDC pin constraints, synthesis, implementation, bitstream generation, and board-level switch/LED checks.